Minimum qualifications:
- Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
- 8 years of experience in micro-architecture and coding in one or more of these areas: memory compression, interconnects, coherence, cache, DRAM controller, PHYs.
- Experience working with Verilog or SystemVerilog language.
Preferred qualifications:
- Master’s degree or PhD in Electrical Engineering or Computer Science.
- Experience with various quality checks performed at front end including Lint, CDC/RDC, Synthesis, LEC, etc.
- Experience with performance design and multi-power domains with clocking.
- Experience working with chip design flow, with knowledge of cross-domain involving DV/DFT/Physical Design/software.
- Experience working with micro architecture design with knowledge of system design to develop optimized IPs.
About the job
Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.
Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.
Responsibilities
- Work on a team of RTL engineers with IP/Subsystem development: plan tasks, hold code and design reviews, code development of features in the IP/Subsystem.
- Interact with the architecture team and develop implementation (e.g., microarchitecture and coding) strategies to meet quality, schedule, and PPA for the IP.
- Work with the cross-functional team of Verification, Design for Test, Physical Design and Software teams to make design decisions and represent project status throughout the development process.
Google is proud to be an equal opportunity workplace and is an affirmative action employer. We are committed to equal employment opportunity regardless of race, color, ancestry, religion, sex, national origin, sexual orientation, age, citizenship, marital status, disability, gender identity or Veteran status. We also consider qualified applicants regardless of criminal histories, consistent with legal requirements. See also
Google's EEO Policy and
EEO is the Law. If you have a disability or special need that requires accommodation, please let us know by completing our
Accommodations for Applicants form.